

**Department of Electronics and Communication
Engineering**

Report of

Value added course on

“Digital Design Using Verilog”

From 19/02/2019 to 23/02/2019

Organized

In collaboration with IETE

by


Mr. Bavusaheb B Kunchanur

Assistant Professor
Dept of ECE
KGR CET

Mr. A Vijaya Bhasker Reddy

Assistant Professor
Dept of ECE
KGR CET


COORDINATOR


HOD
HEAD

DEPT. OF ELECTRONICS & COMMUNICATIONS ENGINEERING
K.G. REDDY COLLEGE OF ENGINEERING & TECHNOLOGY
CHILKUR (V), MOINABAD, R.R. DIST. 501 004.


PRINCIPAL

Principal
KG Reddy College of Engineering & Technology
Chilkur (V), Moinabad (M).
R.R. Dist., Telangana.





SUMMARY REPORT DIGITAL DESIGN USING VERILOG

About Course

Fundamental of Designers can develop an executable functional specification that documents the exact behaviour of all the components and their interfaces Designers can make decisions about cost, performance, power, and area earlier in the design process – Designers can create tools which automatically manipulate the design for verification, synthesis, optimization, etc. Hardware description languages are an essential part of modern digital design.

- HDLs can provide an executable functional specification.
- HDLs enable design space exploration early in design process.
- HDLs encourage the development of automated tools.
- HDLs help manage complexity inherent in modern designs.

Scope of the Course

As designs grew larger and more complex, designers began using gate-level models described in a Hardware Description Language to help with verification before fabrication When designers began working on 100,000 gate designs, these gate-level models were too lowlevel for the initial functional specification and early high-level design exploration.

Objectives of the course

Designers again turned to HDLs specification and a framework for help – abstract behavioural models written in an HDL provided both a precise for design exploration Allows designers to talk about what the hardware should do without actually designing the hardware itself, or in other words HDLs allow designers to separate behaviour from implementation at various levels of abstraction

OUTPUT

Allows designers to talk about what the hardware should do without actually designing the hardware itself, or in other words HDLs allow designers to separate behavior from implementation at various levels of abstraction Allows designers to talk about what the hardware should do without actually designing the hardware itself, or in other words HDLs allow designers to separate behaviour from implementation at various levels of abstraction.



The main outputs are mentioned below:


- ❖ The expert shared his knowledge among students.
- ❖ Students learned from this course and tried to use the techniques for their project as well as research work.
- ❖ Students interact with expert to gain their additional knowledge for future research work.
- ❖ Students found new ideas, concept, knowledge on technology, different application of methodologies from different session of course.
- ❖ Department tried to do their collaborative research work on this course with university as well as industries.
- ❖ It was created different domains of research field from this course for possible topic of Electronics and communication Engineering.
- ❖ It helped to make industrial project.
- ❖ It helped to student for campus recruitment as well as datbase development

Summary of Participants

- (a) Number of students attended this course: 52
- (b) Number of students certified: 52

DAY-1:

In the first session students got familiar with Hardware description language and been explained by the expertise. The session was interesting and students run small practical using Xilinx they implemented some circuits on system with simulation.



Introduction to Digital Design Using Verilog

DAY- 2

In the beginning designs involved just a few gates, and thus it was possible to verify these circuits on paper or with breadboards. As designs grew larger and more complex, designers began using gate-level models described in a Hardware Description Language to help with verification before fabrication so different experiments were done using verilog, VHDL programs with the help of experts.



Explaining about different logic circuits




Explaining the concepts of Verilog and VHDL

DAY-3

The following topics have been covered on day 3 that is on Current Trends and role of Programmable logic devices in VLSI Design Industry

- Digital Design concepts & implementation
- Verilog concepts
- Different Modelling styles used in Verilog
- DUT verification by simulation using Directed Test benches
- Synthesizable coding targeted to Xilinx devices
- FPGA Architecture basics
- ASIC & FPGA Design flow
- Synthesis and FPGA Implementation



- Different Modelling styles used in Verilog used by students

DAY- 4

The day 4 was on Digital Design using Logic works following topics have been covered

- Xilinx ISE software for writing HDL codes
- Verifying the HDL codes by writing Testbenches using ISim (Xilinx ISE)
- Synthesis of HDL codes on Xilinx FPGA Kits
- IPCoregen flow
- Xilinx ISE Design flow
- Chipscope Pro flow
- List of FPGA Practicals –Full Adder, Ripple-carry Adder, DFF, Counters, Shifters, ALU, RAM/ROM etc..



Xilinx ISE software for writing HDL codes and various activity carried out by students

DAY- 5

On the final day Software & Boards Specification and hands on session was carried out by students.

- Logic works 5.0
- Xilinx ISE 14.2 and its associated Tool chain
- Xilinx Spartan 3 and 6 FPGA Development kits

Participants got hands-on experience on Digital Logic Design concepts and implementation, Verilog basics and understanding the powerful features of the language. Participants also got introduced to ASIC vs. FPGA Design flows. They were introduced with the concepts of FPGA internal architecture and finally they also got exposure to the FPGA design flow by themselves synthesizing their own HDL codes into the various development kits from Xilinx.



Participants also got hands on experience for using the Xilinx IP's provided as a part of package in their design



KG REDDY

College of Engineering
& Technology

Students solving realtime problems In the last session, we have conducted a test to evaluate and certify the students At 4:15pm Prof. M.N.Narsaiah, HOD,ECE, KGR CET issued the certificates. He concluded by addressing the students and explained the motive behind the Course. He suggested the students to do their mini, major projects on Arduino and IoT with the help of faculty members.



KG REDDY

College of Engineering
& Technology

Ref No: KGR CET/ECE/2018-19

CIRCULAR

Date 16 /2/2019

All the students of II-B.Tech II semester ECE are here by instructed to enroll for the value added course on “**Digital Design Using Verilog**”, which is going to conduct from 19/02/2019 to 23/02/2019. Interested students are instructed to meet co ordinator

HOD

HEAD

DEPT. OF ELECTRONICS & COMMUNICATIONS ENGINEERING
K.G. REDDY COLLEGE OF ENGINEERING & TECHNOLOGY
CHILKUR (V), MOINABAD, R.R. DISTRICT, T.S.

Principal

Principal
KG Reddy College of Engineering & Technology
Chilkur (V), Moinabad (M).
R.R. Dist., Telangana.



Syllabus for Digital design using Verilog **Introduction to Digital design using Verilog**

Verilog HDL

- Evolution of Computer Aided Digital Design
- Evolution and Importance of Hardware

Description Language (HDL)

- VLSI Design Flow

Basic Concepts of Verilog HDL

- Hierarchical modeling concepts
- Lexical Conventions
- Data Types
- System Tasks and Compiler Directives
- Modules and Ports

Finite State Machine (FSM)

- Introduction to FSM
- State Machine Models and Presentations
- Transition Matrix
- State Transition Diagram
- Moore and Mealy Model
- State Transition Table

Gate Level Modeling

- Gate Types
- Array of Instances
- Gate Delays
- Writing a test bench
- Gate level modeling of various digital circuits

Data flow Modelling

- Continuous Assignments
- Delays
- Operators
- Data Flow modeling of various digital circuits

Behavioural Level Modelling

- Structured Procedures
- Procedural Assignments
- Timing Control
- Conditional Statements
- Multiway Branching
- Loops
- Sequential and Parallel Blocks



KG REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

Attendance Sheet for value added course on Digital Design using Verilog

Class:II-II ECE

Date:19/02/2019-23/02/2019

Sl.No.	Roll No	Name of the Student	Signature				
			19	20	21	22	23
1	16QM1A0405	CHINNAPEESARI SNEHA	<i>Sneha</i>	<i>Sneha</i>	<i>Sneha</i>	<i>Sneha</i>	<i>Sneha</i>
2	17QM1A0401	A RAMADEVI	<i>Ramadevi</i>	<i>Ramadevi</i>	<i>Ramadevi</i>	<i>Ramadevi</i>	<i>Ramadevi</i>
3	17QM1A0402	AADHA KAMALAKAR	<i>Aadha</i>	<i>Aadha</i>	<i>Aadha</i>	<i>Aadha</i>	<i>Aadha</i>
4	17QM1A0403	ADLA PRIYANKA	<i>Adla Priyanka</i>	<i>Adla Priyanka</i>	<i>Adla Priyanka</i>	<i>Adla Priyanka</i>	<i>Adla Priyanka</i>
5	17QM1A0404	ALLI GOUTHAMI	<i>Alli Gouthami</i>	<i>Alli Gouthami</i>	<i>Alli Gouthami</i>	<i>Alli Gouthami</i>	<i>Alli Gouthami</i>
6	17QM1A0405	ANUGU MAHENDER REDDY	<i>Anugu Mahender Reddy</i>	<i>Anugu Mahender Reddy</i>	<i>Anugu Mahender Reddy</i>	<i>Anugu Mahender Reddy</i>	<i>Anugu Mahender Reddy</i>
7	17QM1A0406	BANDARI DHARANI	<i>Bandari Dharani</i>	<i>Bandari Dharani</i>	<i>Bandari Dharani</i>	<i>Bandari Dharani</i>	<i>Bandari Dharani</i>
8	17QM1A0407	BOKKA KEERTHI REDDY	<i>Bokka Keerthi Reddy</i>	<i>Bokka Keerthi Reddy</i>	<i>Bokka Keerthi Reddy</i>	<i>Bokka Keerthi Reddy</i>	<i>Bokka Keerthi Reddy</i>
9	17QM1A0408	C SAI DEEKSHA SAGAR	<i>C Sai Deeksha Sagar</i>	<i>C Sai Deeksha Sagar</i>	<i>C Sai Deeksha Sagar</i>	<i>C Sai Deeksha Sagar</i>	<i>C Sai Deeksha Sagar</i>
10	17QM1A0409	D SWETHA	<i>D Swetha</i>	<i>D Swetha</i>	<i>D Swetha</i>	<i>D Swetha</i>	<i>D Swetha</i>
11	17QM1A0410	DANDIGEY VASAVI RANI	<i>Dandige Vasavi Rani</i>	<i>Dandige Vasavi Rani</i>	<i>Dandige Vasavi Rani</i>	<i>Dandige Vasavi Rani</i>	<i>Dandige Vasavi Rani</i>
12	17QM1A0411	DEEPAK KUMAR SETH	<i>Deepak Kumar Seth</i>	<i>Deepak Kumar Seth</i>	<i>Deepak Kumar Seth</i>	<i>Deepak Kumar Seth</i>	<i>Deepak Kumar Seth</i>
13	17QM1A0412	DHARMISHETTY SAMHITHA	<i>Dharmishetty Samhitha</i>	<i>Dharmishetty Samhitha</i>	<i>Dharmishetty Samhitha</i>	<i>Dharmishetty Samhitha</i>	<i>Dharmishetty Samhitha</i>
14	17QM1A0413	DUDDU DILEEP KUMAR	<i>Duddu Dileep Kumar</i>	<i>Duddu Dileep Kumar</i>	<i>Duddu Dileep Kumar</i>	<i>Duddu Dileep Kumar</i>	<i>Duddu Dileep Kumar</i>
15	17QM1A0414	J KARTHİK	<i>J Karthik</i>	<i>J Karthik</i>	<i>J Karthik</i>	<i>J Karthik</i>	<i>J Karthik</i>
16	17QM1A0415	K AJAY REDDY	<i>K Ajay Reddy</i>	<i>K Ajay Reddy</i>	<i>K Ajay Reddy</i>	<i>K Ajay Reddy</i>	<i>K Ajay Reddy</i>
17	17QM1A0416	K SAI KRISHNA REDDY	<i>K Sai Krishna Reddy</i>	<i>K Sai Krishna Reddy</i>	<i>K Sai Krishna Reddy</i>	<i>K Sai Krishna Reddy</i>	<i>K Sai Krishna Reddy</i>
18	17QM1A0418	KADIRA SAI POOJITHA	<i>Kadira Sai Poojitha</i>	<i>Kadira Sai Poojitha</i>	<i>Kadira Sai Poojitha</i>	<i>Kadira Sai Poojitha</i>	<i>Kadira Sai Poojitha</i>
19	17QM1A0419	KALIKOTA MEGHANA	<i>Kalikota Meghana</i>	<i>Kalikota Meghana</i>	<i>Kalikota Meghana</i>	<i>Kalikota Meghana</i>	<i>Kalikota Meghana</i>
20	17QM1A0420	KARETI NAGA SURENDRA	<i>Kareti Naga Surendra</i>	<i>Kareti Naga Surendra</i>	<i>Kareti Naga Surendra</i>	<i>Kareti Naga Surendra</i>	<i>Kareti Naga Surendra</i>
21	17QM1A0421	KONDOJU SHIVA SAI CHARAN	<i>Kondoju Shiva Sai Charan</i>	<i>Kondoju Shiva Sai Charan</i>	<i>Kondoju Shiva Sai Charan</i>	<i>Kondoju Shiva Sai Charan</i>	<i>Kondoju Shiva Sai Charan</i>
22	17QM1A0422	KOWKUNTLA LOKESH REDDY	<i>Kowkuntla Lokesh Reddy</i>	<i>Kowkuntla Lokesh Reddy</i>	<i>Kowkuntla Lokesh Reddy</i>	<i>Kowkuntla Lokesh Reddy</i>	<i>Kowkuntla Lokesh Reddy</i>
23	17QM1A0423	KUMBAM PAVAN KUMAR	<i>Kumbam Pavan Kumar</i>	<i>Kumbam Pavan Kumar</i>	<i>Kumbam Pavan Kumar</i>	<i>Kumbam Pavan Kumar</i>	<i>Kumbam Pavan Kumar</i>
24	17QM1A0424	KUNTALA CHAITANYA KUMAR	<i>Kuntala Chaitanya Kumar</i>	<i>Kuntala Chaitanya Kumar</i>	<i>Kuntala Chaitanya Kumar</i>	<i>Kuntala Chaitanya Kumar</i>	<i>Kuntala Chaitanya Kumar</i>
25	17QM1A0425	LINGALA SHIVA KUMAR	<i>Lingala Shiva Kumar</i>	<i>Lingala Shiva Kumar</i>	<i>Lingala Shiva Kumar</i>	<i>Lingala Shiva Kumar</i>	<i>Lingala Shiva Kumar</i>
26	17QM1A0426	MALEKEDI SAI RANI	<i>Malekedi Sai Rani</i>	<i>Malekedi Sai Rani</i>	<i>Malekedi Sai Rani</i>	<i>Malekedi Sai Rani</i>	<i>Malekedi Sai Rani</i>
27	17QM1A0427	MANDAPAKA DILIP	<i>Mandapaka Dilip</i>	<i>Mandapaka Dilip</i>	<i>Mandapaka Dilip</i>	<i>Mandapaka Dilip</i>	<i>Mandapaka Dilip</i>
28	17QM1A0428	MEGHAJ BHANU	<i>Megha Raj Bhanu</i>	<i>Megha Raj Bhanu</i>	<i>Megha Raj Bhanu</i>	<i>Megha Raj Bhanu</i>	<i>Megha Raj Bhanu</i>
29	17QM1A0429	MITTA AKHILA	<i>Mitta Akhila</i>	<i>Mitta Akhila</i>	<i>Mitta Akhila</i>	<i>Mitta Akhila</i>	<i>Mitta Akhila</i>

30	17QM1A0430	MOHAMMED ZUBAIR KHAN	the	the	the	the	the
31	17QM1A0431	PANTHAM DIVYA	Divya	Divya	Divya	Divya	Divya
32	17QM1A0432	PASUPULA MAHESH	mahu	mahu	mahu	mahu	mhu
33	17QM1A0433	PUTTA SRAVANTHI	Sry	Sry	Sry	Sry	Sry
34	17QM1A0434	RAMAVATH RAKESH NAIK	R	R	R	R	R
35	17QM1A0436	S LILLY MARGRATE MARY	Lilly	Lilly	Lilly	Lilly	Lilly
36	17QM1A0437	S.K GULAM RABBANI	Ra	Ra	Ra	Ra	Ra
37	17QM1A0439	SHIVA KUMAR	Shiv	Shiv	Shiv	Shiv	Sh
38	17QM1A0441	SOMA VIGHNATHA	Vighnatha	Vighnatha	Vighnatha	Vighnatha	Vighnatha
39	17QM1A0442	SUNKARI NIKITHA	Nolaa	Nue	Nuee	Nuee	Nue
40	17QM1A0443	T SAI CHARAN	Sai	Sai	Sai	Sai	Sai
41	17QM1A0444	TAMMALI VEERESH	Veesh	Veesh	Veesh	veesh	veesh
42	17QM1A0445	THIMMAPURAM MAMATHA	nametha	nameth	namath	namath	nametha
43	17QM1A0446	TIRMAL APURVA	Apur	Apur	Apur	Apur	Apur
44	17QM1A0447	TODUPUNURI AKASH	Akash	Akash	Akash	Akash	Akash
45	17QM1A0448	UPPARI DIVYA	Divya	Divya	Divya	Divya	Divya
46	17QM1A0449	VISHWANATH VARANASI	Vee	Vee	Vee	Vee	Vee
47	17QM1A0450	YALALA PAVANI	Pavani	Pavani	Pavani	Pavani	Pavani
48	17QM1A0451	MOLTHATI YASHWANTH KUMAR	Y	Y	Y	Y	Y
49	17QM1A0453	MUHAMMED MUSHARRAF UL HAMEED	M	M	M	M	M
50	17QM1A0454	R YASHWANTH	Y	Y	Y	Y	Y
51	18QM5A0401	BANDARI DATTUKUMARI	Datt	Datt	Datt	Datt	Datt
52	18QM5A0402	T RISHI RAJ	Akash	Akash	Akash	Akash	Akash

53 17611A0401 K. Akshaya

HOD

Acei Acei Acei Acei Acei

PRINCIPAL

54) 17601A0406 G. Ranya

Ranya Ranya Ranya Ranya Ranya

HEAD

DEPT OF ELECTRONICS & COMMUNICATIONS
K. J. SOMAIYA COLLEGE OF ENGINEERING & TECHNOLOGY
CHILKUR (V), MOHAPUR (P), CHITTOOR (D), AP

SRINIVAS
JLOBY



KG REDDY
College of Engineering
& Technology

CERTIFICATE


Name: AADHA KAMALAKAR

Registration No: 17QM1A0402

has successfully completed the prescribed requirements for the award of value added course on "**Digital Design Using Verilog**" conducted by department of Electronics and Communication Engineering held in month of February from 19/02/2019 to 23/02/2019 in the academic year 2018-2019.

Date: 23-02-2019

Course Coordinator



Principal



KG REDDY
College of Engineering
& Technology

CERTIFICATE

Name: ADLA PRIYANKA


Registration No: 17QM1A0403

has successfully completed the prescribed requirements for the award of value added course on "**Digital Design Using Verilog**" conducted by department of Electronics and Communication Engineering held in month of February from 19/02/2019 to 23/02/2019 in the academic year 2018-2019.

Date: 23-02-2019

Bavy

Course Coordinator



[Signature]

Principal